

# M74ALS10AP

6249827 MITSUBISHI (DGTL LOGIC)

91D 12341 D

## TRIPLE 3-INPUT POSITIVE NAND GATE

7-43-15

### DESCRIPTION

The M74ALS10AP is a semiconductor integrated circuit consisting of three 3-input positive-logic NAND gates, usable as negative-logic NOR gates.

### FEATURES

- High speed ( $t_{pd} = 3.3ns$  typical;  $C_L = 15pF$ )
- Low power dissipation ( $P_d = 3.8mW$  typical)
- Low output impedance
- Wide operating temperature range ( $T_a = -20 \sim +75^\circ C$ )

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Employing PNP transistors in the inputs and active pull-up in the outputs, the M74ALS10AP achieves high speed, low power dissipation, and high fan-out. Utilization of a clamp diode in the inputs and outputs reduces ringing and undershooting.

When A, B and C inputs are simultaneously high-level, output Y is low-level, and when at least one of the inputs is low, the output is high.


The buffer version of M74ALS10AP, the M74ALS1010AP ( $I_{OL} = 24mA$ ), is also available.

### FUNCTION TABLE

Inputs		Output
A	N	Y
L	L	H
H	L	H
L	H	H
H	H	L


$N = B \cdot C$

### PIN CONFIGURATION (TOP VIEW)



Outline 14P4

### CIRCUIT SCHEMATIC (EACH GATE)



UNIT:  $\Omega$

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -20 \sim +75^\circ C$ , unless otherwise noted)

Symbol	Parameter	Conditions	Rating	Unit
$V_{CC}$	Supply voltage		-0.5 ~ +7	V
$V_i$	Input voltage		-0.5 ~ +7	V
$V_o$	Output voltage	High-level state	-0.5 ~ $V_{CC}$	V
$T_{opr}$	Operating free-air ambient temperature range		-20 ~ +75	$^\circ C$
$T_{stg}$	Storage temperature range		-65 ~ +150	$^\circ C$

### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	4.5	5	5.5	V
$V_{IH}$	High-level input voltage	2			V
$V_{IL}$	Low-level input voltage			0.8	V
$I_{OH}$	High-level output current	0		-0.4	mA
$I_{OL}$	Low-level output current	0		8	mA
$T_{opr}$	Operating free-air ambient temperature range	-20		+75	$^\circ C$

TRIPLE 3-INPUT POSITIVE NAND GATE

ELECTRICAL CHARACTERISTICS (T<sub>a</sub> = -20 ~ +75°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ*	Max		
V <sub>IC</sub>	Input clamp voltage	V <sub>CC</sub> =4.5V, I <sub>IC</sub> =-18mA			-1.2	V	
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> =4.5~5.5V, I <sub>OH</sub> =-0.4mA	V <sub>CC</sub> -2			V	
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> =4.5V		I <sub>OL</sub> =4mA	0.25	0.4	V
				I <sub>OL</sub> =8mA	0.35	0.5	
I <sub>I</sub>	Input current at maximum voltage	V <sub>CC</sub> =5.5V, V <sub>I</sub> =7V			0.1	mA	
I <sub>IH</sub>	High-level input current	V <sub>CC</sub> =5.5V, V <sub>I</sub> =2.7V			20	μA	
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> =5.5V, V <sub>I</sub> =0.4V			-0.1	mA	
I <sub>O</sub>	Output current	V <sub>CC</sub> =5.5V, V <sub>O</sub> =2.25V	-30		-112	mA	
I <sub>CCH</sub>	Supply current, all outputs high	V <sub>CC</sub> =5.5V, V <sub>I</sub> =0V			0.32	0.6	mA
I <sub>CCL</sub>	Supply current, all outputs low	V <sub>CC</sub> =5.5V, V <sub>I</sub> =4.5V			1.2	2.2	mA

\* : All typical values are at V<sub>CC</sub>=5V, T<sub>a</sub>=25°C.



SWITCHING CHARACTERISTICS

Symbol	Parameter	Test conditions/Limits (Note 1)									Unit
		V <sub>CC</sub> =5V			V <sub>CC</sub> =4.5~5.5V						
		C <sub>L</sub> =15pF			C <sub>L</sub> =50pF						
		R <sub>L</sub> =500Ω			R <sub>L</sub> =500Ω						
		T <sub>a</sub> =25°C			T <sub>a</sub> =0~70°C			T <sub>a</sub> =-20~+75°C			
		Inputs	Output	Typ	Min	Typ*	Max	Min	Typ*	Max	
t <sub>PLH</sub>	Propagation time	A, B, C	Y	3.5	2	5	11	2	5	12	ns
t <sub>PHL</sub>				3	2	6	10	2	6	11	

\* : All typical values are at V<sub>CC</sub>=5V, T<sub>a</sub>=25°C.

Note 1: Measurement circuit

TIMING DIAGRAM (Reference level = 1.3V)



(1) The pulse generator (PG) has the following characteristics:

PRR ≤ 1MHz

t<sub>r</sub>=2ns, t<sub>f</sub>=2ns

V<sub>IH</sub>=3.5V, V<sub>IL</sub>=0.3V

duty cycle=50%

Z<sub>o</sub>=50Ω



(2) C<sub>L</sub> includes probe and jig capacitance.

PACKAGE OUTLINES

MITSUBISHI {DGTL LOGIC}

91D 12323



D T-9020



PACKAGE OUTLINES

6249827 MITSUBISHI (DGTL LOGIC)

91D 12324 D T-90-20



**TYPE DESIGNATION TABLE**

MITSUBISHI (DGTL LOGIC)

91D D ■ 6249827 0012784 7 ■ MIT3

T-90-20

ALSTTL SERIES SOP TYPE DESIGNATION TABLE

Type	Circuit function	Package Outlines
M74ALS00ADP	★ Quadruple 2-Input Positive NAND Gate	14P2P
M74ALS02DP	★ Quadruple 2-Input Positive NOR Gate	14P2P
M74ALS04ADP	★ Hex Inverter	14P2P
M74ALS05ADP	★★ Hex Inverter with Open Collector Output	14P2P
M74ALS08DP	★ Quadruple 2-Input Positive AND Gate	14P2P
M74ALS09DP	★★ Quadruple 2-Input Positive AND Gate with Open Collector Output	14P2P
M74ALS10ADP	★ Triple 3-Input Positive NAND Gate	14P2P
M74ALS11ADP	★ Triple 3-Input Positive AND Gate	14P2P
M74ALS20ADP	★★ Dual 4-Input Positive NAND Gate	14P2P
M74ALS27DP	★★ Triple 3-Input Positive NOR Gate	14P2P
M74ALS30ADP	★★ Single 8-Input Positive NAND Gate	14P2P
M74ALS32DP	★ Quadruple 2-Input Positive OR Gate	14P2P
M74ALS37ADP	★★ Quadruple 2-Input Positive NAND Buffer	14P2P
M74ALS38ADP	★★ Quadruple 2-Input Positive NAND Buffer with Open Collector Output	14P2P
M74ALS74ADP	★ Dual D-Type Positive Edge-Triggered Flip-Flop with Set and Reset	14P2P
M74ALS109ADP	★★ Dual J-K Positive Edge-Triggered Flip-Flop with Set and Reset	16P2P
M74ALS112ADP	★ Dual J-K Negative Edge-Triggered Flip-Flop with Set and Reset	16P2P
M74ALS131DP	★★ 3-Line to 8-Line Decoder/Demultiplexer with Address Register	16P2P
M74ALS138DP	★ 3-Line to 8-Line Decoder/Demultiplexer	16P2P
M74ALS153DP	★★ Dual 4-Line to 1-Line Data Selector/Multiplexer with Strobe	16P2P
M74ALS157DP	★ Quadruple 2-Line to 1-Line Data Selector/Multiplexer	16P2P
M74ALS161BDP	★★ Synchronous Presettable 4-Bit Binary Counter with Direct Reset	16P2P
M74ALS163BDP	★★ Fully Synchronous Presettable 4-Bit Binary Counter	16P2P
M74ALS169BDP	★★ Synchronous 4-Bit Binary Counter	16P2P
M74ALS174ADP	★ Hex D-Type Positive Edge-Triggered Flip-Flop with Reset	16P2P
M74ALS175DP	★★ Quadruple D-Type Positive Edge-Triggered Flip-Flop with Reset	16P2P
M74ALS193DP	★★ Synchronous Presettable Up/Down 4-Bit Binary Counter	16P2P
M74ALS240ADWP	★ Octal Buffer/Line Driver with 3-State Output (Inverted)	20P2V
M74ALS244ADWP	★ Octal Buffer/Line Driver with 3-State Output (Noninverted)	20P2V
M74ALS245ADWP	★★ Octal Bus Transceiver with 3-State Output (Noninverted)	20P2V
M74ALS245A-1DWP	★★ Octal Bus Transceiver with 3-State Output (Noninverted)	20P2V
M74ALS257DP	★ Quadruple 2-Line to 1-Line Data Selector/Multiplexer with 3-State Output	16P2P
M74ALS273DWP	★★ Octal D-Type Positive Edge-Triggered Flip-Flop with Reset	20P2V
M74ALS299DWP	★★ 8-Bit Universal Shift/Storage Register with 3-State Output	20P2V
M74ALS373DWP	★★ Octal D-Type Transparent Latch with 3-State Output	20P2V
M74ALS374DWP	★★ Octal D-Type Positive Edge-Triggered Flip-Flop with 3-State Output	20P2V
M74ALS533DWP	★★ Octal D-Type Transparent Latch with 3-State Output (Inverted)	20P2V
M74ALS534DWP	★★ Octal D-Type Positive Edge-Triggered Flip-Flop with 3-State Output (Inverted)	20P2V
M74ALS561ADWP	★★ Synchronous Presettable 4-Bit Binary Counter with 3-State Output	20P2V
M74ALS569ADWP	★★ Synchronous Up/Down 4-Bit Binary Counter with 3-State Output	20P2V
M74ALS573ADWP	★★ Octal D-Type Transparent Latch with 3-State Output (Noninverted)	20P2V
M74ALS574ADWP	★★ Octal D-Type Positive Edge-Triggered Flip-Flop with 3-State Output (Noninverted)	20P2V
M74ALS640ADWP	★★ Octal Bus Transceiver with 3-State Output (Inverted)	20P2V
M74ALS642ADWP	★★ Octal Bus Transceiver with Open Collector Output (Inverted)	20P2V
M74ALS645ADWP	★★ Octal Bus Transceiver with 3-State Output (Noninverted)	20P2V
M74ALS1034DP	★★ Hex Noninverting Buffer	14P2P

★: New product    ★★: Under development

6249827 MITSUBISHI (DGTL LOGIC)

91D 12785 D

MITSUBISHI ALSTTLs

**DESCRIPTION**

MITSUBISHI (DGTL LOGIC) 91D D ■ 6249827 0012785 9 ■ MIT3

T-90-20

**DESCRIPTION**

The ALSTTL SOP (Small Outline Package) devices are identical in all respects except for their package outlines to DIP (Dual Inline Package).


MITSUBISHI ALSTTLs  
**PACKAGE OUTLINES**

MITSUBISHI (DGTL LOGIC) 91D D ■ 6249827 0012786 0 ■ MIT3

T-90-20


**TYPE 14P2P 14-PIN MOLDED PLASTIC SOP (JEDEC 150mil body)**

Dimension in mm



**TYPE 16P2P 16-PIN MOLDED PLASTIC SOP (JEDEC 150mil body)**


Dimension in mm



MITSUBISHI ALSTTLs  
**PACKAGE OUTLINES**

MITSUBISHI (DGTL LOGIC) 9LD D ■ 6249827 0012787 2 ■ MIT3

T-90-20



1146 E-07

3-6

