# 3-W High-Voltage Switchmode Regulator 

## FEATURES

- 10- to 120-V Input Range
- Current-Mode Control
- On-chip 200-V, 7- $\Omega$ MOSFET Switch
- SHUTDOWN and RESET
- High Efficiency Operation (> 80\%)
- Internal Start-Up Circuit
- Internal Oscillator (1 MHz)


## DESCRIPTION

The Si9102 high-voltage switchmode regulator is a monolithic BiC/DMOS integrated circuit which contains most of the components necessary to implement a high-efficiency dc-to-dc converter up to 3 watts. It can either be operated from a low-voltage dc supply, or directly from a $10-$ to $120-\mathrm{V}$ unregulated dc power source.

This device may be used with an appropriate transformer to implement most single-ended isolated power converter topologies (i.e., flyback and forward).
The Si9102 is available in both standard and lead (Pb)-free 14-pin plastic DIP and 20-pin PLCC packages which are specified to operate over the industrial temperature range of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

## FUNCTIONAL BLOCK DIAGRAM



Note: Figures in parenthesis represent pin numbers for 20-pin package.

## Vishay Siliconix

## ABSOLUTE MAXIMUM RATINGS

| Voltages Referenced to - $\mathrm{V}_{\text {IN }}\left(\mathrm{V}_{\mathrm{CC}}<+\mathrm{V}_{\text {IN }}+0.3 \mathrm{~V}\right)$ |  |
| :---: | :---: |
|  |  |
| + $\mathrm{V}_{\text {IN }}$ | 120 V |
| $V_{\text {DS }}$ | 200 V |
| $I_{\text {D }}$ (Peak) (Note: 300 s pulse, 2\% duty cycle) | 2 A |
| $\mathrm{I}_{\mathrm{D}}$ (rms) | 250 mA |
| Logic Inputs (RESET, SHUTDOWN, OSC IN) | -0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ |
| Linear Inputs (FEEDBACK, SOURCE) | -0.3 V to 7 V |
| HV Pre-Regulator Input Current (continuous) | 3 mA |
| Storage Temperature | -65 to $125^{\circ} \mathrm{C}$ |
| Operating Temperature | . . -40 to $85^{\circ} \mathrm{C}$ |


| Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $150{ }^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
| Power Dissipation (Package)a |  |
| 14-Pin Plastic DIP (J Suffix) ${ }^{\text {b }}$ | 750 mW |
| 20-Pin PLCC (N Suffix) ${ }^{\text {c }}$ | 1400 mW |
| Thermal Impedance ( $\Theta_{\mathrm{JA}}$ ) |  |
| 14-Pin Plastic DIP | $167^{\circ} \mathrm{C} / \mathrm{W}$ |
| 20-Pin PLCC | $90^{\circ} \mathrm{C} / \mathrm{W}$ |
| Notes |  |
| a. Device mounted with all le |  |
| b. Derate $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above 25 |  |
| c. Derate $11.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above |  |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING RANGE

Voltages Referenced to $-\mathrm{V}_{\text {IN }}$

| $\mathrm{V}_{\mathrm{CC}}$ | 9.5 V to 13.5 V | $+\mathrm{V}_{\text {IN }}$ | 10 V to 120 V |
| :---: | :---: | :---: | :---: |
| Rosc | $25 \mathrm{k} \Omega$ to $1 \mathrm{M} \Omega$ | fosc | 40 kHz to 1 MHz |
| Linear Inputs | 0 to 7 V | Digital Inputs | 0 to $\mathrm{V}_{\mathrm{CC}}$ |

## SPECIFICATIONS ${ }^{\text {a }}$

| Parameter | Symbol | Test Conditions Unless Otherwise Specified$\begin{gathered} \text { DISCHARGE }=-\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CC}}=10 \mathrm{~V},+\mathrm{V}_{\mathrm{IN}}=48 \mathrm{~V} \\ \mathrm{R}_{\mathrm{BIAS}}=390 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{OSC}}=330 \mathrm{k} \Omega \end{gathered}$ | Temp ${ }^{\text {b }}$ | Limits <br> D Suffix -40 to $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min ${ }^{\text {d }}$ | Typ ${ }^{\text {c }}$ | Max ${ }^{\text {d }}$ |  |
| Reference |  |  |  |  |  |  |  |
| Output Voltage | $\mathrm{V}_{\mathrm{R}}$ | $\begin{gathered} \text { OSC IN }=-V_{\text {IN }}(\text { OSC Disabled }) \\ R_{L}=10 \mathrm{M} \Omega \end{gathered}$ | Room Full | $\begin{aligned} & 3.92 \\ & 3.86 \end{aligned}$ | 4.0 | $\begin{aligned} & 4.08 \\ & 4.14 \end{aligned}$ | V |
| Output Impedance ${ }^{\text {e }}$ | $\mathrm{Z}_{\text {OUT }}$ |  | Room | 15 | 30 | 45 | $\mathrm{k} \Omega$ |
| Short Circuit Current | ISREF | $\mathrm{V}_{\text {REF }}=-\mathrm{V}_{\text {IN }}$ | Room | 70 | 100 | 130 | $\mu \mathrm{A}$ |
| Temperature Stabilitye | $\mathrm{T}_{\text {REF }}$ |  | Full |  | 0.5 | 1.0 | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Oscillator |  |  |  |  |  |  |  |
| Maximum Frequency ${ }^{\text {e }}$ | $\mathrm{f}_{\text {MAX }}$ | ROSC $=0$ | Room | 1 | 3 |  | MHz |
| Initial Accuracy | fosc | $\mathrm{R}_{\text {OSC }}=330 \mathrm{k} \Omega \mathrm{g}$ | Room | 80 | 100 | 120 | kHz |
|  |  | $\mathrm{R}_{\text {OSC }}=150 \mathrm{k} \Omega \mathrm{g}$ | Room | 160 | 200 | 240 |  |
| Voltage Stability | $\Delta \mathrm{f} / \mathrm{f}$ | $\Delta f / f=f(13.5 \mathrm{~V})-\mathrm{f}(9.5 \mathrm{~V}) / \mathrm{f}(9.5 \mathrm{~V})$ | Room |  | 10 | 15 | \% |
| Temperature Coefficiente | Tosc |  | Full |  | 200 | 500 | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Error Amplifier |  |  |  |  |  |  |  |
| Feedback Input Voltage | $V_{\text {FB }}$ | FB Tied to COMP OSC IN $=-V_{\text {IN }}$ (OSC Disabled) | Room | 3.96 | 4.00 | 4.04 | V |
| Input BIAS Current | $\mathrm{I}_{\text {FB }}$ | $\begin{gathered} \text { OSC IN }=-V_{I N}, V_{F B}=4 \mathrm{~V}, \\ \text { OSC IN }=-V_{I N}(O S C \text { Disabled }) \end{gathered}$ | Room |  | 25 | 500 | nA |
| Open Loop Voltage Gaine | Avol |  | Room | 60 | 80 |  | dB |
| Unity Gain Bandwidthe | BW |  | Room | 0.7 | 1 |  | MHz |
| Dynamic Output Impedance ${ }^{\text {e }}$ | $\mathrm{Z}_{\text {OUT }}$ |  | Room |  | 1000 | 2000 | $\Omega$ |
| Output Current | IOUT | Source ( $\mathrm{V}_{\mathrm{FB}}=3.4 \mathrm{~V}$ ) | Room |  | -2.0 | -1.4 | mA |
| Input OFFSET Voltage | $\mathrm{V}_{\mathrm{OS}}$ | OSC IN = - $\mathrm{V}_{\text {IN }}$ (OSC Disabled) | Room |  | $\pm 15$ | $\pm 40$ | mV |


| SPECIFICATIONS ${ }^{\text {a }}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Test Conditions Unless Otherwise Specified$\begin{gathered} \text { DISCHARGE }=-\mathrm{V}_{\text {IN }}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CC}}=10 \mathrm{~V},+\mathrm{V}_{\text {IN }}=48 \mathrm{~V} \\ \mathrm{R}_{\mathrm{BIAS}}=390 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{OSC}}=330 \mathrm{k} \Omega \end{gathered}$ | Temp ${ }^{\text {b }}$ | Limits <br> D Suffix -40 to $85^{\circ} \mathrm{C}$ |  |  | Unit |
|  |  |  |  | Min ${ }^{\text {d }}$ | Typ ${ }^{\text {c }}$ | Max ${ }^{\text {d }}$ |  |
| Error Amplifier |  |  |  |  |  |  |  |
| Output Current | Iout | Sink ( $\left.\mathrm{V}_{\mathrm{FB}}=4.5 \mathrm{~V}\right)$ | Room | 0.12 | 0.15 |  | mA |
| Power Supply Rejection | PSRR | $9.5 \mathrm{~V} \leq \mathrm{V}_{\text {CC }} \leq 13.5 \mathrm{~V}$ | Room | 50 | 70 |  | dB |
| Current Limit |  |  |  |  |  |  |  |
| Threshold Voltage | $V_{\text {SOURCE }}$ | $\begin{gathered} R_{L}=100 \Omega \text { from DRAIN to } V_{C C} \\ V_{F B}=0 V \end{gathered}$ | Room | 1.0 | 1.2 | 1.4 | V |
| Delay to Outpute | $\mathrm{t}_{\text {d }}$ | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ from DRAIN to $\mathrm{V}_{\mathrm{CC}}$ $\mathrm{V}_{\text {SOURCE }}=1.5 \mathrm{~V}$, See Figure 1 | Room |  | 100 | 200 | ns |
| Pre-Regulator/Start-Up |  |  |  |  |  |  |  |
| Input Voltage | $+\mathrm{V}_{\text {IN }}$ | $\mathrm{I}_{\mathrm{IN}}=10 \mu \mathrm{~A}$ | Room |  |  | 120 | v |
| Input Leakage Current | +1N | $\mathrm{V}_{\mathrm{CC}} \geq 10 \mathrm{~V}$ | Room |  |  | 10 | $\mu \mathrm{A}$ |
| Pre-Regulator Start-Up Current | ISTART | Pulse Width $\leq 300 \mu \mathrm{~s}, \mathrm{~V}_{\mathrm{CC}}=7 \mathrm{~V}$ | Room | 8 | 15 |  | mA |
| $\mathrm{V}_{\mathrm{CC}}$ Pre-Regulator Turn-Off Threshold Voltage | $V_{\text {REG }}$ | $I_{\text {PRE-REGULATOR }}=10 \mu \mathrm{~A}$ | Room | 7.8 | 9.4 | 9.7 |  |
| Undervoltage Lockout | VuvLo | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ from DRAIN to $\mathrm{V}_{\mathrm{CC}}$ See Detailed Description | Room | 7.0 | 8.8 | 9.2 | v |
| VREG, --VuvLO | $\mathrm{V}_{\text {DELTA }}$ |  | Room | 0.3 | 0.6 |  |  |
| Supply |  |  |  |  |  |  |  |
| Supply Current | Icc |  | Room | 0.45 | 0.6 | 1.0 | mA |
| Bias Current | $\mathrm{I}_{\text {BIAS }}$ |  | Room | 10 | 15 | 20 | $\mu \mathrm{A}$ |
| Logic |  |  |  |  |  |  |  |
| SHUTDOWN Delaye | tsD | $\mathrm{V}_{\text {SOURCE }}=-\mathrm{V}_{\text {IN }}$, See Figure 2 | Room |  | 50 | 100 | ns |
| SHUTDOWN Pulse Widthe | $\mathrm{t}_{\text {sw }}$ | See Figure 3 | Room | 50 |  |  |  |
| RESET Pulse Widthe | trw |  | Room | 50 |  |  |  |
| $\begin{aligned} & \text { Latching Pulse Widthe } \\ & \text { SHUTDOWN and RESET Low } \end{aligned}$ | ${ }_{\text {tw }}$ |  | Room | 25 |  |  |  |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ |  | Room |  |  | 2.0 | V |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | Room | 8.0 |  |  |  |
| Input Current Input Voltage High | $\mathrm{I}_{\mathrm{H}}$ | $\mathrm{V}_{\text {IN }}=10 \mathrm{~V}$ | Room |  | 1 | 5 |  |
| Input Current Input Voltage Low | 1 IL | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | Room | -35 | -25 |  | $\mu \mathrm{A}$ |
| MOSFET Switch |  |  |  |  |  |  |  |
| Breakdown Voltage | $\mathrm{V}_{\text {BR(DSS }}$ | $I_{\text {DRAIN }}=100 \mu \mathrm{~A}$ | Full | 200 | 220 |  | V |
| Drain-Source On Resistance ${ }^{\text {f }}$ | ${ }^{\text {r }}$ ( ${ }^{\text {(on) }}$ | IDRAIN $=100 \mathrm{~mA}$ | Room |  |  | 7 | $\Omega$ |
| Drain Off Leakage Current | Idss | $\mathrm{V}_{\text {drain }}=100 \mathrm{~V}$ | Room |  | 5 | 10 | $\mu \mathrm{A}$ |
| Drain Capacitance | $\mathrm{C}_{\text {DS }}$ |  | Room |  | 35 |  | pF |

## Notes

a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. Room $=25^{\circ} \mathrm{C}$, Full = as determined by the operating temperature suffix.
c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
d. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
e. Guaranteed by design, not subject to production test.
f. Temperature coefficient of $r_{\mathrm{DS}}($ on $)$ is $0.75 \%$ per ${ }^{\circ} \mathrm{C}$, typical.
g. $C_{\text {StRAY }}$ Pin $8=\leq 5 \mathrm{pF}$

## Vishay Siliconix

TIMING WAVEFORMS


FIGURE 1.


FIGURE 2.


FIGURE 3.

TYPICAL CHARACTERISTICS


FIGURE 4.


FIGURE 5.

## PIN CONFIGURATIONS



| PIN DESCRIPTION |  |  |
| :---: | :---: | :---: |
| Function | Pin |  |
|  | 14-Pin DIP | 20-Pin PLCC* |
|  | 1 | 2 |
| $+\mathrm{V}_{\text {IN }}$ | 2 | 3 |
| DRAIN | 3 | 5 |
| SOURCE | 4 | 7 |
| $-\mathrm{V}_{\text {IN }}$ | 5 | 8 |
| $\mathrm{~V}_{\text {CC }}$ | 6 | 9 |
| OSC OUT | 7 | 10 |
| OSC IN | 8 | 11 |
| DISCHARGE | 9 | 12 |
| $\mathrm{~V}_{\text {REF }}$ | 10 | 14 |
| SHUTDOWN | 11 | 16 |
| RESET | 12 | 17 |
| COMP | 13 | 18 |
| FB | 14 | 20 |
| *Pins 1, 4, 6, 13, 15, and $19=$ N/C |  |  |

Top View

| ORDERING INFORMATION |  |  |  |
| :--- | :---: | :---: | :---: |
| Standard <br> Part Number | Lead (Pb)-Free <br> Part Number | Temperature <br> Range | Package |
| Si9102DJ02 | Si9102DJ02-E3 | -40 to $85^{\circ} \mathrm{C}$ | PDIP-14 |
| Si9102DN02 | Si9102N02-E3 |  | PLCC-20 |

## DETAILED DESCRIPTION

## Pre-Regulator/Start-Up Section

Due to the low quiescent current requirement of the Si9102 control circuitry, bias power can be supplied from the unregulated input power source, from an external regulated low-voltage supply, or from an auxiliary "bootstrap" winding on the output inductor or transformer.

When power is first applied during start-up, $+\mathrm{V}_{\text {IN }}$ will draw a constant current. The magnitude of this current is determined by a high-voltage depletion MOSFET device which is connected between $+\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\mathrm{CC}}$. This start-up circuitry provides initial power to the IC by charging an external bypass capacitance connected to the $\mathrm{V}_{\mathrm{CC}}$ pin. The constant current is
disabled when $\mathrm{V}_{\mathrm{CC}}$ exceeds 9.4 V . If $\mathrm{V}_{\mathrm{CC}}$ is not forced to exceed the $9.4-\mathrm{V}$ threshold, then $\mathrm{V}_{\mathrm{CC}}$ will be regulated to a nominal value of 9.4 V by the pre-regulator circuit.

As the supply voltage rises toward the normal operating conditions, an internal undervoltage (UV) lockout circuit keeps the output MOSFET disabled until $V_{C C}$ exceeds the undervoltage lockout threshold (typically 8.8-V). This guarantees that the control logic will be functioning properly and that sufficient gate drive voltage is available before the MOSFET turns on. The design of the IC is such that the undervoltage lockout threshold will not exceed the pre-regulator turn-off voltage. Power dissipation can be minimized by providing an external power source to $\mathrm{V}_{\mathrm{CC}}$ such that the constant current source is always disabled.

Note: During start-up or when $\mathrm{V}_{\mathrm{CC}}$ drops below 9.4-V the start-up circuit is capable of sourcing up to 20 mA . This may lead to a high level of power dissipation in the IC (for a 48-V input, approximately 1 W ). Excessive start-up time caused by external loading of the $\mathrm{V}_{\mathrm{Cc}}$ supply can result in device damage. Figure 4 gives the typical pre-regulator current at start-up as a function of input voltage.

## BIAS

To properly set the bias for the Si9102, a 390-k resistor should be tied from BIAS to $-\mathrm{V}_{\mathrm{IN}}$. This determines the magnitude of bias current in all of the analog sections and the pull-up current for the SHUTDOWN and RESET pins. The current flowing in the bias resistor is nominally $15 \mu \mathrm{~A}$.

## Reference Section

The reference section of the Si9102 consists of a temperature compensated buried zener and trimmable divider network. The output of the reference section is connected internally to the non-inverting input of the error amplifier. Nominal reference output voltage is 4 V . The trimming procedure that is used on the Si9102 brings the output of the error amplifier (which is configured for unity gain during trimming) to within $\pm 1 \%$ of 4 V . This automatically compensates for the input offset voltage in the error amplifier.

The output impedance of the reference section has been purposely made high so that a low impedance external voltage source can be used to override the internal voltage source, if desired, without otherwise altering the performance of the device.

## Error Amplifier

Closed-loop regulation is provided by the error amplifier, which is intended for use with "around-the-amplifier" compensation. A MOS differential input stage provides for low input current. The noninverting input to the error amplifier ( $\mathrm{V}_{\mathrm{REF}}$ ) is internally connected to the output of the reference supply and should be bypassed with a small capacitor to ground.

## Oscillator Section

The oscillator consists of a ring of CMOS inverters, capacitors, and a capacitor discharge switch. Frequency is set by an external resistor between the OSC in and OSC out pins. (See Figure 5 for details of resistor value vs. frequency.) The

DISCHARGE pin should be tied to $-\mathrm{V}_{\mathrm{IN}}$ for normal internal oscillator operation. A frequency divider in the logic section limits switch duty cycle to $\leq 50 \%$ by locking the switching frequency to one half of the oscillator frequency.

Remote synchronization can be accomplished by capacitive coupling of a synchronization pulse into the OSC IN terminal. For a $5-\mathrm{V}$ pulse amplitude and $0.5-\mu \mathrm{s}$ pulse width, typical values would be 100 pF in series with $3 \mathrm{k} \Omega$ to OSC IN.

## SHUTDOWN and RESET

SHUTDOWN and RESET are intended for overriding the output MOSFET switch via external control logic. The two inputs are fed through a latch preceding the output switch. Depending on the logic state of RESET, SHUTDOWN can be either a latched or unlatched input. The output is off whenever SHUTDOWN is low. By simultaneously having SHUTDOWN and RESET low, the latch is set and SHUTDOWN has no effect until RESET goes high. The truth table for these inputs is given in Table 1.

Both pins have internal current source pull-ups and should be left disconnected when not in use. An added feature of the current sources is the ability to connect a capacitor and an open-collector driver to the SHUTDOWN or RESET pins to provide variable shutdown time.

Table 1. Truth Table for the SHUTDOWN and RESET Pins

| SHUTDOWN | RESET | Output |
| :---: | :---: | :---: |
| H | H | Normal Operation |
| H | Z | Normal Operation (No Change) |
| L | H | Off (Not Latched) |
| L | L | Off (Latched) |
| $\boldsymbol{S}$ | L | Off (Latched, No Change) |

## Output Switch

The output switch is a $7-\Omega, 200-\mathrm{V}$ lateral DMOS device. Like discrete MOSFETs, the switch contains an intrinsic body-drain diode. However, the body contact in the Si9102 is connected internally to $-\mathrm{V}_{\mathbb{I N}}$ and is independent of the SOURCE.

## APPLICATIONS



FIGURE 6. Flyback Converter for Double Battery Telecommunications Power Supplies

[^0]
[^0]:    Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?70001.

